AI Based Games
Automobile Service Center management
Chat Server
Communication using Laser
Integrated mailing Systems
Online Air ticket reservation system
Port Scanner
Pod Casting Server
Real Time Clock and Temperature Sensor
Recognition of Handwriting
Software and Hardware of BCH Coding
Subscription Management System for Cable TV Operator
TELE Remote Control
 Software and Hardware of BCH Coding

 Bose, Chaudhuri and Hocquenghem (BCH) codes form a large class of powerful random error-correcting cyclic codes. BCH codes operate over algebraic structures called finite fields and there exist a multitude of decoding algorithms for these codes. Consequently designing BCH codecs is very involved and requires a high level of expertise. This thesis describes the design of the BCH codec synthesis (BCS) system. The BCS system is a design tool that automatically generates the VHDL description of a BCH code given the block length and error correcting ability of the code. These VHDL descriptions are then transported to the gate level using a proprietary synthesis tool. The BCS system is based upon the use of VHDL templates in conjunction with a high level C program. The VHDL templates contain basic knowledge of BCH encoders and decoders and are personalised by the insertion of data calculated by the C program. This data concerns the parameters of the code, the structures of the finite field arithmetic operators and the most appropriate decoding algorithm for the code being considered. Furthermore the C program generates commands files for simulation  and a report file and carries out design optimisation.

In the course of this work four new arithmetic circuits operating over finite fields have been developed, a sum of products architecture, a dual-polynomial basis multiplier, a parallel polynomial basis multiplier and a circuit for raising field elements to the third power. These circuits are fast and hardware efficient and have been utilised in the BCS system.

In carrying out design optimisation, the BCS system employs extraction and algorithm selection. Accordingly, different decoding algorithms are used for single, double and triple or more error correcting BCH codes. Triple or more error correcting decoders may also be implemented in two different ways, depending on required hardware/decoding time trade-offs. By these means the developed BCH codes are as hardware efficient as hand-crafted ones but are generated in a fraction of the time
Latest News
Automated System of Allotment Govt. of Delhi (e-Awas)
Common Assistant Accounts Officer(Civil) Examination 2021(Part-I and Part-II)
Delhi Budget 2022-23 Citizen Participation
Discontinuation of physical printing of Government of India Gazettes
Draft Delhi Road Safety Policy
Empanelment of Ms ICSIL for hiring of contractual manpower
Extention of date Application for the post of Other Persons Members for Lok Adalats
For any Covid related information or queries please call 1031.
Guidelines for Modal RFP Documents
Local Services

Click here for score card of Forest Ranger Exam
Click here for score card of wildlife guard exam
Click Here to Apply Online Application for recruitment of Forestry Staff
Online Application for tree Cutting Permission
Important Links
The Directorate of Training and Technical Education

Guru Gobind Singh IndraPrastha University.

Last Updated : 23 Mar,2014